<![CDATA[RSS Feed]]>http://direct.ecency.comhttp://direct.ecency.com/logo512.pngRSS Feedhttp://direct.ecency.comRSS for NodeWed, 22 Apr 2026 07:50:47 GMT<![CDATA[Logic Design - Module Parameters and Generate Block [Verilog]]]>http://direct.ecency.com/hive-163521/@drifter1/logic-design-module-parameters-and-generate-block-veriloghttp://direct.ecency.com/hive-163521/@drifter1/logic-design-module-parameters-and-generate-block-verilogThu, 11 Nov 2021 10:58:24 GMT<![CDATA[Apple's Proposal for HTML Template Instantiation]]>http://direct.ecency.com/apples/@calastinone/apple-s-proposal-for-html-template-instantiationhttp://direct.ecency.com/apples/@calastinone/apple-s-proposal-for-html-template-instantiationTue, 07 Nov 2017 02:40:06 GMT