<![CDATA[RSS Feed]]>http://direct.ecency.comhttp://direct.ecency.com/logo512.pngRSS Feedhttp://direct.ecency.comRSS for NodeFri, 17 Apr 2026 23:49:59 GMT<![CDATA[Vitalik Buterin Proposed an Architecture Change to Simplify and Speed up Ethereum by up to 100X | EVM Replacement with RISC-V]]>http://direct.ecency.com/hive-167922/@vikvitnik/vitalik-buterin-proposed-an-architecture-change-to-simplify-and-speed-up-ethereum-by-up-to-100x-evm-replacement-with-riscv-2akhttp://direct.ecency.com/hive-167922/@vikvitnik/vitalik-buterin-proposed-an-architecture-change-to-simplify-and-speed-up-ethereum-by-up-to-100x-evm-replacement-with-riscv-2akMon, 05 May 2025 17:12:27 GMT<![CDATA[Ethereum switching to RISC-V?]]>http://direct.ecency.com/eth/@cryptosimplify/ethereum-switching-to-riscv-fjshttp://direct.ecency.com/eth/@cryptosimplify/ethereum-switching-to-riscv-fjsThu, 24 Apr 2025 10:16:09 GMT<![CDATA[Is it worth the RISC-V]]>http://direct.ecency.com/risc-v/@miningforpennies/is-it-worth-the-rischttp://direct.ecency.com/risc-v/@miningforpennies/is-it-worth-the-riscSun, 16 Jun 2024 08:45:45 GMT<![CDATA[Hyenas and Computer Chips]]>http://direct.ecency.com/ai/@mada/hyenas-and-computer-chipshttp://direct.ecency.com/ai/@mada/hyenas-and-computer-chipsFri, 21 Apr 2023 00:34:36 GMT<![CDATA[Armbian 23.02 ARM/RISC-V 操作系统随 Linux 6.1 LTS 内核发布]]>http://direct.ecency.com/arm/@ericjiang/armbian2302armrisc-vlinux61lts-s6lqq8byi9d046yiu7rghttp://direct.ecency.com/arm/@ericjiang/armbian2302armrisc-vlinux61lts-s6lqq8byi9d046yiu7rgTue, 28 Feb 2023 10:33:36 GMT<![CDATA[Think Silicon 展示首款 RISC-V 3D GPU]]>http://direct.ecency.com/risc-v/@ericjiang/thinksiliconrisc-v3dgpu-f2xfgtny9dlxyhl7z72fhttp://direct.ecency.com/risc-v/@ericjiang/thinksiliconrisc-v3dgpu-f2xfgtny9dlxyhl7z72fTue, 21 Jun 2022 23:09:06 GMT<![CDATA[XuanTie C906 based Allwinner RISC-V processor to power $12+ Linux SBC's]]>http://direct.ecency.com/embedded/@cnxsoft/xuantiec906basedallwinnerrisc-vprocessortopower12linuxsbcs-qpjvhgw45wj345rshq9ihttp://direct.ecency.com/embedded/@cnxsoft/xuantiec906basedallwinnerrisc-vprocessortopower12linuxsbcs-qpjvhgw45wj345rshq9iMon, 09 Nov 2020 15:20:03 GMT<![CDATA[zGlue Launches the Open Chiplet Initiative in Collaboration with Google and Antmicro]]>http://direct.ecency.com/embedded/@cnxsoft/zgluelaunchestheopenchipletinitiativeincollaborationwithgoogleandantmicro-6qrjv9895yhttp://direct.ecency.com/embedded/@cnxsoft/zgluelaunchestheopenchipletinitiativeincollaborationwithgoogleandantmicro-6qrjv9895yMon, 22 Jun 2020 16:00:00 GMT<![CDATA[Efinix Releases Three RISC-V Software-Defined SoC's Optimized for Trion FPGA's]]>http://direct.ecency.com/embedded/@cnxsoft/efinixreleasesthreerisc-vsoftware-definedsocsoptimizedfortrionfpgas-hw4f8h6z2ehttp://direct.ecency.com/embedded/@cnxsoft/efinixreleasesthreerisc-vsoftware-definedsocsoptimizedfortrionfpgas-hw4f8h6z2eSat, 06 Jun 2020 16:45:03 GMT<![CDATA[TTGO T-Watch K210 / K210 AIOT Watches Perform Face Detection with Kendryte K210 RISC-V Processor, ESP32 WiSoC]]>http://direct.ecency.com/embedded/@cnxsoft/ttgot-watchk210k210aiotwatchesperformfacedetectionwithkendrytek210risc-vprocessoresp32wisoc-4iif36n2j7http://direct.ecency.com/embedded/@cnxsoft/ttgot-watchk210k210aiotwatchesperformfacedetectionwithkendrytek210risc-vprocessoresp32wisoc-4iif36n2j7Wed, 03 Jun 2020 14:30:03 GMT<![CDATA[Getting Started with RT-Thread IoT OS Nano RTOS on RISC-V Processors]]>http://direct.ecency.com/embedded/@cnxsoft/gettingstartedwithrt-threadiotosnanortosonrisc-vprocessors-hbsb2vz4qzhttp://direct.ecency.com/embedded/@cnxsoft/gettingstartedwithrt-threadiotosnanortosonrisc-vprocessors-hbsb2vz4qzTue, 25 Feb 2020 19:15:06 GMT<![CDATA[Antmicro GEM ASIC Leverages zGlue Technology to Quickly Bring Custom Arm/RISC-V SoC's to Market]]>http://direct.ecency.com/embedded/@cnxsoft/antmicrogemasicleverageszgluetechnologytoquicklybringcustomarmrisc-vsocstomarket-r2kij3q1s9http://direct.ecency.com/embedded/@cnxsoft/antmicrogemasicleverageszgluetechnologytoquicklybringcustomarmrisc-vsocstomarket-r2kij3q1s9Tue, 18 Feb 2020 19:30:06 GMT<![CDATA[How to Build & Run Linux on Kendryte K210 RISC-V NOMMU Processor]]>http://direct.ecency.com/embedded/@cnxsoft/howtobuildrunlinuxonkendrytek210risc-vnommuprocessor-3uxh6k0zwghttp://direct.ecency.com/embedded/@cnxsoft/howtobuildrunlinuxonkendrytek210risc-vnommuprocessor-3uxh6k0zwgMon, 17 Feb 2020 19:15:03 GMT<![CDATA[ESP Open Source Research Platform Enables the Development of RISC-V & Sparc SoC's with Accelerators]]>http://direct.ecency.com/embedded/@cnxsoft/espopensourceresearchplatformenablesthedevelopmentofrisc-vsparcsocswithaccelerators-ahcqr4agw2http://direct.ecency.com/embedded/@cnxsoft/espopensourceresearchplatformenablesthedevelopmentofrisc-vsparcsocswithaccelerators-ahcqr4agw2Sun, 26 Jan 2020 21:50:03 GMT<![CDATA[AndesCore 27-Series Linux RISC-V SoC Features a Vector Processing Unit]]>http://direct.ecency.com/embedded/@cnxsoft/andescore27-serieslinuxrisc-vsocfeaturesavectorprocessingunit-kimnhn0b3khttp://direct.ecency.com/embedded/@cnxsoft/andescore27-serieslinuxrisc-vsocfeaturesavectorprocessingunit-kimnhn0b3kFri, 13 Dec 2019 14:55:03 GMT<![CDATA[Western Digital Made RISC-V Linux & BusyBox Boot on Sipeed Maix Go Board]]>http://direct.ecency.com/embedded/@cnxsoft/westerndigitalmaderisc-vlinuxbusyboxbootonsipeedmaixgoboard-gnzefas4d5http://direct.ecency.com/embedded/@cnxsoft/westerndigitalmaderisc-vlinuxbusyboxbootonsipeedmaixgoboard-gnzefas4d5Tue, 03 Dec 2019 19:50:03 GMT<![CDATA[Another GD32 RISC-V Development Kit with LCD By Seeed Studio]]>http://direct.ecency.com/embedded/@cnxsoft/anothergd32risc-vdevelopmentkitwithlcdbyseeedstudio-lr9uc73f9khttp://direct.ecency.com/embedded/@cnxsoft/anothergd32risc-vdevelopmentkitwithlcdbyseeedstudio-lr9uc73f9kMon, 28 Oct 2019 14:10:03 GMT<![CDATA[SiFive U8-Series Out-of-Order RISC-V Core IP Takes on Arm Cortex-A72 Core]]>http://direct.ecency.com/embedded/@cnxsoft/sifiveu8-seriesout-of-orderrisc-vcoreiptakesonarmcortex-a72core-v4xv1wqkb2http://direct.ecency.com/embedded/@cnxsoft/sifiveu8-seriesout-of-orderrisc-vcoreiptakesonarmcortex-a72core-v4xv1wqkb2Sat, 26 Oct 2019 16:25:03 GMT<![CDATA[EU plans for domestic exascale supercomputer chips based on Risc-V open source ISA]]>http://direct.ecency.com/risc-v/@iotdevnet/eu-plans-for-domestic-exascale-supercomputer-chips-based-on-risc-v-open-source-isahttp://direct.ecency.com/risc-v/@iotdevnet/eu-plans-for-domestic-exascale-supercomputer-chips-based-on-risc-v-open-source-isaMon, 23 Jul 2018 14:41:39 GMT