<![CDATA[RSS Feed]]>http://direct.ecency.comhttp://direct.ecency.com/logo512.pngRSS Feedhttp://direct.ecency.comRSS for NodeSun, 24 May 2026 23:14:28 GMT<![CDATA[My Report about PIC16F84A Microcontroller Implementation on Verilog Hardware Description Language]]>http://direct.ecency.com/engineering/@fajar.purnama/my-report-about-pic16f84a-microcontroller-implementation-on-verilog-hardware-description-languagehttp://direct.ecency.com/engineering/@fajar.purnama/my-report-about-pic16f84a-microcontroller-implementation-on-verilog-hardware-description-languageMon, 22 Mar 2021 22:51:27 GMT<![CDATA[Logic Design - Implementing modulo2 multiplication of line with matrix in VHDL (part4)]]>http://direct.ecency.com/programming/@drifter1/logic-design-implementing-modulo2-multiplication-of-line-with-matrix-in-vhdl-part4http://direct.ecency.com/programming/@drifter1/logic-design-implementing-modulo2-multiplication-of-line-with-matrix-in-vhdl-part4Thu, 28 Jun 2018 18:07:12 GMT<![CDATA[Logic Design - Implementing modulo2 multiplication of line with matrix in VHDL (part3)]]>http://direct.ecency.com/programming/@drifter1/logic-design-implementing-modulo2-multiplication-of-line-with-matrix-in-vhdl-part3http://direct.ecency.com/programming/@drifter1/logic-design-implementing-modulo2-multiplication-of-line-with-matrix-in-vhdl-part3Wed, 27 Jun 2018 13:31:06 GMT<![CDATA[Logic Design - Implementing modulo2 multiplication of line with matrix in VHDL (part2)]]>http://direct.ecency.com/programming/@drifter1/logic-design-implementing-modulo2-multiplication-of-line-with-matrix-in-vhdl-part2http://direct.ecency.com/programming/@drifter1/logic-design-implementing-modulo2-multiplication-of-line-with-matrix-in-vhdl-part2Sun, 24 Jun 2018 10:15:39 GMT<![CDATA[Logic Design - Implementing modulo2 multiplication of line with matrix in VHDL (part1)]]>http://direct.ecency.com/programming/@drifter1/logic-design-implementing-modulo2-multiplication-of-line-with-matrix-in-vhdl-part1http://direct.ecency.com/programming/@drifter1/logic-design-implementing-modulo2-multiplication-of-line-with-matrix-in-vhdl-part1Thu, 21 Jun 2018 12:54:54 GMT<![CDATA[Logic Design - How to write simple ROM in VHDL]]>http://direct.ecency.com/vhdl/@drifter1/logic-design-how-to-write-simple-rom-in-vhdlhttp://direct.ecency.com/vhdl/@drifter1/logic-design-how-to-write-simple-rom-in-vhdlTue, 05 Jun 2018 20:40:42 GMT<![CDATA[Logic Design - How to write simple RAM in VHDL]]>http://direct.ecency.com/vhdl/@drifter1/logic-design-how-to-write-simple-ram-in-vhdlhttp://direct.ecency.com/vhdl/@drifter1/logic-design-how-to-write-simple-ram-in-vhdlWed, 30 May 2018 08:55:36 GMT<![CDATA["Enduro" em VHDL]]>http://direct.ecency.com/vhdl/@isneiqui/s96yzl70http://direct.ecency.com/vhdl/@isneiqui/s96yzl70Sat, 14 Apr 2018 23:49:09 GMT<![CDATA[Great VHDL Overview by Altera/Intel !]]>http://direct.ecency.com/engineering/@ny02rangers/great-vhdl-overview-by-altera-intelhttp://direct.ecency.com/engineering/@ny02rangers/great-vhdl-overview-by-altera-intelSun, 28 Jan 2018 14:58:48 GMT<![CDATA[Logic Design - Simple FPGA Design using Quartus in VHDL]]>http://direct.ecency.com/fpga/@drifter1/logic-design-simple-fpga-design-using-quartus-in-vhdlhttp://direct.ecency.com/fpga/@drifter1/logic-design-simple-fpga-design-using-quartus-in-vhdlMon, 18 Dec 2017 08:28:18 GMT<![CDATA[Logic Design - VHDL Simple ALU Circuit (part 3)]]>http://direct.ecency.com/vhdl/@drifter1/logic-design-vhdl-simple-alu-circuit-part-3http://direct.ecency.com/vhdl/@drifter1/logic-design-vhdl-simple-alu-circuit-part-3Wed, 11 Oct 2017 18:17:51 GMT<![CDATA[Logic Design - VHDL Simple ALU Circuit (part 2)]]>http://direct.ecency.com/vhdl/@drifter1/logic-design-vhdl-simple-alu-circuit-part-2http://direct.ecency.com/vhdl/@drifter1/logic-design-vhdl-simple-alu-circuit-part-2Tue, 10 Oct 2017 13:21:54 GMT<![CDATA[Logic Design - VHDL Simple ALU Circuit (part 1)]]>http://direct.ecency.com/vhdl/@drifter1/logic-design-vhdl-simple-alu-circuit-part-1http://direct.ecency.com/vhdl/@drifter1/logic-design-vhdl-simple-alu-circuit-part-1Mon, 09 Oct 2017 15:58:12 GMT<![CDATA[Logic Design - VHDL Coffee FSM Example]]>http://direct.ecency.com/vhdl/@drifter1/logic-design-vhdl-coffee-fsm-examplehttp://direct.ecency.com/vhdl/@drifter1/logic-design-vhdl-coffee-fsm-exampleThu, 05 Oct 2017 19:34:33 GMT<![CDATA[VHDL sintetizable IP's for FPGA/ASIC implementation.]]>http://direct.ecency.com/programming/@morgothcreator/vhdl-sintetizable-ip-s-for-fpga-asic-implementationhttp://direct.ecency.com/programming/@morgothcreator/vhdl-sintetizable-ip-s-for-fpga-asic-implementationSat, 30 Sep 2017 08:59:57 GMT<![CDATA[VHDL ATMEL Mega/Xmega IP core for FPGA/ASIC implementation.]]>http://direct.ecency.com/programming/@morgothcreator/vhdl-atmel-mega-xmega-ip-core-for-fpga-asic-implementationhttp://direct.ecency.com/programming/@morgothcreator/vhdl-atmel-mega-xmega-ip-core-for-fpga-asic-implementationSat, 30 Sep 2017 08:46:39 GMT<![CDATA[Logic Design - VHDL Finite-State Machines]]>http://direct.ecency.com/vhdl/@drifter1/logic-design-vhdl-finite-state-machineshttp://direct.ecency.com/vhdl/@drifter1/logic-design-vhdl-finite-state-machinesFri, 29 Sep 2017 08:56:36 GMT<![CDATA[Logic Design - VHDL Testbench and Datatypes]]>http://direct.ecency.com/vhdl/@drifter1/logic-design-vhdl-testbench-and-datatypeshttp://direct.ecency.com/vhdl/@drifter1/logic-design-vhdl-testbench-and-datatypesWed, 27 Sep 2017 14:11:36 GMT<![CDATA[Logic Design - VHDL Sequential Circuits]]>http://direct.ecency.com/logic/@drifter1/logic-design-vhdl-sequential-circuitshttp://direct.ecency.com/logic/@drifter1/logic-design-vhdl-sequential-circuitsSun, 24 Sep 2017 17:56:06 GMT<![CDATA[Logic Design - VHDL Behavioral, Dataflow and Structural Models]]>http://direct.ecency.com/vhdl/@drifter1/logic-design-vhdl-behavioral-dataflow-and-structural-modelshttp://direct.ecency.com/vhdl/@drifter1/logic-design-vhdl-behavioral-dataflow-and-structural-modelsSat, 23 Sep 2017 15:18:36 GMT